Regviz

Silicon Labs /SiM3_NRND /SIM3L168_A /PLL_0 /SSPR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SSPR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/PLL_0/SSPR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)SSAMP0SSUINV

SSAMP=DISABLED

Description

Spectrum Spreading Control

Fields

SSAMP

Spectrum Spreading Amplitude.

0 (DISABLED): Disable Spectrum Spreading.

1 (SETTING1): Spectrum Spreading set to approximately +/- 0.1% of TDCO.

2 (SETTING2): Spectrum Spreading set to approximately +/- 0.2% of TDCO.

3 (SETTING3): Spectrum Spreading set to approximately +/- 0.4% of TDCO.

4 (SETTING4): Spectrum Spreading set to approximately +/- 0.8% of TDCO.

5 (SETTING5): Spectrum Spreading set to approximately +/- 1.6% of TDCO.
SSUINV

Spectrum Spreading Update Interval.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data